In this paper, we present a novel method to reduce the subthreshold swing (SS) of FETs below 60 mV/decade. Through modeling, we directly relate trap charge movement between the gate electrode and the gate dielectric to SS reduction. We experimentally investigate the impact of charge exchange between a Cu gate electrode and a 5-nm-thick amorphous Al2O3gate dielectric in an InGaZnO4thin-film transistor. Positive trap charges are generated inside the gate dielectric while the semiconductor is in accumulation. During the subsequent detrapping, the SS diminishes to a minimum value of 46 mV/decade at room temperature. Furthermore, we relate the charge trapping/detrapping effects to a negative capacitance behavior of the Cu/Al2O3metal-insulator structure.
No takes yet. Share an insight, caveat, or question.
Daus et al. (2017) studied this question.
Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context: