Synapse
⌘+K
Synapse
PulseExploreClubsResearchersJournals
Instagram
HomeClubsExplore
September 23, 2011IEEE Transactions on Components Packaging and Manufacturing Technology

Wafer Scale Integration of CMOS Chips for Biomedical Applications via Self-Aligned Masking

View Full Paper
Ask AI
Bookmark
Share

Authors

AUAshfaque UddinKMKaveh M. MilaniniaStanford UniversityCCChin-Hsuan Chen

Discussion

Loading...

Member takes

Implication

Key Points

Key points are not available for this paper at this time.

Cite This Study

Uddin et al. (2011) studied this question.

synapsesocial.com/papers/6a70c7af35aa2c282ce218bahttps://doi.org/10.1109/tcpmt.2011.2166395
View Full Paper
Ask AI
Bookmark
Share

Also Consider

Synapse has enriched 2 closely related papers on similar clinical questions. Consider them for comparative context:

  1. 1Characterization of parylene C as an encapsulation material for implanted neural prostheses2010 · 263 citations
  2. 2Low-temperature wafer-level transfer bonding2001 · 64 citations