Synapse
⌘+K
Synapse
PulseExploreClubsResearchersJournals
Instagram
HomeClubsExplore
August 1, 2002IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing

Low-jitter clock multiplication: a comparison between PLLs and DLLs

View Full Paper
Ask AI
Bookmark
Share

Authors

RBR.C.H. van de BeekEKEric A.M. KlumperinkUniversity of TwenteCVC.S. VaucherDelft University of Technology

Discussion

Loading...

Member takes

Overview

Key Points

Key points are not available for this paper at this time.

Cite This Study

Beek et al. (2002) studied this question.

synapsesocial.com/papers/6a71aa3e53da1ffdb507c38ehttps://doi.org/10.1109/tcsii.2002.806248
View Full Paper
Ask AI
Bookmark
Share

Also Consider

Synapse has enriched 3 closely related papers on similar clinical questions. Consider them for comparative context:

  1. 1Matching properties of MOS transistors1989 · 3,326 citations
  2. 2Charge-Pump Phase-Lock Loops1980 · 823 citations
  3. 3Nonlinearity analysis of resistor string A/D converters1982 · 29 citations