This article presents an open-source EDA flow for digital asynchronous circuits, capable of supporting many different families of asynchronous circuit families from logic synthesis all the way down to GDSII.
No takes yet. Share an insight, caveat, or question.
Ataei et al. (2021) studied this question.
Synapse has enriched one closely related paper. Consider it for comparative context: