This paper presents a monolithic KY-boost converter for wearable display systems. Traditional boost converter for this application suffers from large chip area and bulky output filter. The paper proposes a monolithic KY-boost converter using all-1.8V-thin-gate-NMOS switches to reduce power loss and silicon area. Without an extra off-chip bootstrap capacitor, this proposed converter reuses the flying capacitor as the bootstrap capacitor for one of the high-side switches. Meanwhile, an internal charge-pump-based gate driver is introduced to drive another high-side switch. Furthermore, the soft-charging startup circuit and peak-current mode control for this KY converter are realized. The converter IC is realized in a 180 nm CMOS process with an input voltage of 1.5 to 1.8 V, an output of 2 to 2.7 V, a maximum power efficiency of 94.42% and a 0.695W/mm2power density. Thanks to the all-thin-gate-NMOS architecture, the proposed converter reduces more than 75% of silicon area with the same IC pin count compared to conventional boost converter and P-P-NMOS thick-gate KY-boost converter.
No takes yet. Share an insight, caveat, or question.
Tsai et al. (2024) studied this question.
Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context: