A low-leakage current, low-area voltage regulator for system-on-a-chip processors is proposed. The system is demonstrated in a 0.13 µm CMOS technology with a supply voltage varied between 0.8 and 1.5 V. Using this system, the leakage current and power are reduced by as much as 44× and 33×, respectively, compared to conventional topologies.
No takes yet. Share an insight, caveat, or question.
Amr Fahim (2005) studied this question.
Synapse has enriched one closely related paper. Consider it for comparative context: