Answers are grounded in this paper and cite their sources.
A novel second-generation CMOS current conveyor based on a new adaptive biasing technique is proposed. It is shown that the use of this circuit offers an excellent performance and leads to a significant reduction in the standby power dissipation. PSPICE simulation results assuming 0.5 µm CMOS process are also given.
No takes yet. Share an insight, caveat, or question.
Ismail et al. (2000) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: