⌘+K

Pulse Explore Communities Researchers Journals

Home Communities Explore

August 3, 2020IEEE Design and Test

Hunting Security Bugs in SoC Designs: Lessons Learned

Mohammad Mahdi Bidmeshki Yunjie Zhang Monir Zaman Liwei Zhou Yiorgos Makris

View at Publisher

Ask AI

Bookmark

Share

Abstract

This article presents a methodology for finding hardware security bugs, using Lint tools that use static analysis techniques, along with best practices for code reviews and developing test cases.

Discussion

No takes yet. Share an insight, caveat, or question.

Cite This Study

Bidmeshki et al. (2020) studied this question.

synapsesocial.com/papers/6a82156569178ec4b69a51d1 https://doi.org/10.1109/mdat.2020.3013727

View at Publisher

Ask AI

Bookmark

Share

Keep reading

Synapse has enriched 5 related papers. Consider them for comparative context:

1A Hardware Design Language for Timing-Sensitive Information-Flow SecurityOriginal Research · 2015 · 147 citations
2Hardware Trojan Attacks: Threat Analysis and CountermeasuresOriginal Research · 2014 · 764 citations
3Data Secrecy Protection Through Information Flow Tracking in Proof-Carrying Hardware IP—Part II: Framework AutomationOriginal Research · 2017 · 12 citations
4Exploring Asymmetric Autoencoder Architectures for Computationally Efficient Neural Image CompressionIEEE Design and Test · Mon,
5Cross-Layer Design and Design Automation for In-Memory Computing Based on Nonvolatile Memory TechnologiesIEEE Design and Test · Thu,

More from IEEE Design and Test

Embedded System Design: Milestones, Momentum, and the FrontierWed,
A Brief 20-Year History and Future Perspectives on Sizing and Layout Synthesis of Analog/RF ICsWed,
From Classical Algorithms to AI: Evolving Trends in VLSI Physical Design AutomationTue,
Circuits to Systems: Codesigning Efficient AI HardwareTue,
EAVREF: An Evolutionary-Algorithm-Based Tool for Low-Power CMOS Voltage Reference DesignsTue,