It is essential to insert a switching delay time in sinusoidal pulsewidth modulation (PWM) voltage-fed inverters to prevent a short circuit in the dc link. This causes the well known dead-time effect which is detrimental to the performance of the output voltage. Many compensation schemes were proposed to overcome the drawbacks. In this paper, based on a systematic approach, a new approach to accurately compensate the dead-time effect is presented. The system analysis and compensation synthesis are straightforward without averaging the output voltage deviation. The model of the PWM voltage inverter with a time delay circuit leads us to a systematic approach of compensation. The simulation responses and experimental results show the validity of the analysis and verify the effectiveness of the proposed compensation method.
No takes yet. Share an insight, caveat, or question.
Jong‐Lick Lin (2002) studied this question.
Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context: