We present electrical data of silicon single-electron devices fabricated with CMOS techniques and protocols. The easily tuned devices show clean Coulomb diamonds atT= 30mK and a charge offset drift of 0.01eover eight days. In addition, the devices exhibit robust transistor characteristics, including uniformity within about ±0.25 V in the threshold voltage, gate resistances greater than 10 GΩ, and immunity to dielectric breakdown in electric fields as high as 4 MV/cm. These results highlight the benefits in device performance of a silicon-foundry-compatible process for single-electron device fabrication.
No takes yet. Share an insight, caveat, or question.
A 2012 study studied this question.
Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context: