An m.o.s. transistor structure in which the channel is defined by preferential etching of the silicon is described. The fabrication technology involves either a 3- or 4-mask process, and results in very-short-channel devices, using noncritical alignment tolerances. Experimental results obtained on the fabricated devices are presented, and possible uses of the technology are described.
No takes yet. Share an insight, caveat, or question.
Holmes et al. (1973) studied this question.