The design of a hardware accelerator for supporting CACSD computations is considered in relation to H∞ design. The key algorithms are identified and parallel solutions formulated. The speedup of these techniques is then assessed with respect to trial implementations on a network of transputers.
No takes yet. Share an insight, caveat, or question.
Graham M. Megson (1990) studied this question.
Synapse has enriched 5 related papers. Consider them for comparative context: