The feasibility is shown of using the dynamic monitoring of the displacement of the uppermost metal layer due to thermal dilatations to locate devices that generate hot spots in a CMOS IC layout with five levels of metals and with metal fills.
No takes yet. Share an insight, caveat, or question.
Altet et al. (2003) studied this question.
Synapse has enriched 5 related papers. Consider them for comparative context: