In semiconductor manufacturing, the multilayer overlay lithography process is a typical multistage manufacturing process; one of the key factors that restrict the reliability and yield of integrated circuit chips is overlay error between the layers.
No takes yet. Share an insight, caveat, or question.
He et al. (2015) studied this question.
Synapse has enriched 5 related papers. Consider them for comparative context: