The concepts of an all digital phase-locked loop (DPLL), which contains a purely digital phase detector, loop filter and voltage-controlled oscillator, are explained. A second order DPLL is considered and analysed using the Z-transform technique. Implementation of the DPLL, based on the CMOS digital signal processor TMS 320C25, and the experimental results, are presented. Potential applications are also discussed.
No takes yet. Share an insight, caveat, or question.
Shayan et al. (1989) studied this question.
Synapse has enriched 5 related papers. Consider them for comparative context: