A high output, GMR, sub-micron memory cell has been designed for a 16 Megabit die with an area of 0.9 square cm. Using die parameters, a study was made of a wafer scale, high performance memory system with on board cache units. The study shows that gigabyte per second throughputs can be achieved while using modest power.
No takes yet. Share an insight, caveat, or question.
Pohm et al. (1995) studied this question.
Synapse has enriched 5 related papers. Consider them for comparative context: