Synapse
⌘+K
Synapse
PulseExploreClubsResearchersJournals
Instagram
HomeClubsExplore
October 1, 1966IEEE Transactions on Electronic Computers

High Speed Binary Parallel Adder

View Full Paper
Ask AI
Bookmark
Share

Authors

HLHaobo LingUniversity of California System

Discussion

Loading...

Member takes

Overview

Key Points

Key points are not available for this paper at this time.

Cite This Study

Haobo Ling (1966) studied this question.

synapsesocial.com/papers/6aa00427c08899ae75b57128https://doi.org/10.1109/pgec.1966.264571
View Full Paper
Ask AI
Bookmark
Share

Also Consider

Synapse has enriched 3 closely related papers on similar clinical questions. Consider them for comparative context:

  1. 1A parallel arithmetic unit using a saturated-transistor fast-carry circuit1960 · 39 citations
  2. 2High-Speed Adders and Comparators Using Transistors and Tunnel Dioes1964 · 3 citations
  3. 3High-Speed Transistorized Adder for a Digital Computer1960 · 7 citations