In this paper we have implemented a simple DC model for CNTFETs already proposed by us in order to carry out static analysis of basic digital circuits, with a significant improvement compared to Wong model. In particular we have obtained a lighter ensuring compile and shorter execution time, without losing in accuracy.
No takes yet. Share an insight, caveat, or question.
Gelao et al. (2015) studied this question.
Synapse has enriched 5 related papers. Consider them for comparative context:
More from Current Nanoscience