We report raised source/drain (S/D) InAs quantum well MOSFETs incorporating a vertical spacer formed by metal-organic chemical vapor deposition epitaxial regrowth. By adopting a 12-nm-thick vertical spacer between the channel and the N+ S/D, OFF-state characteristics are significantly improved. A device with a 40-nm-Lg and 12-nm-thick spacer shows 2.5-mS/μm peak transconductance (gm), 86-mV/decade subthreshold swing at VDS= 0.5 V, 83-mV/V drain-induced barrier lowering, and 482-μA/μm ON-current at 100-nA/μm OFF-current and VDD = 0.5 V. In addition, a 3.0-mS/μm peak gm at VDS= 0.5 V is achieved in an 18-nm-Lg device with a 2-nm-thick spacer, the highest reported peak gm of any field-effect transistor.
No takes yet. Share an insight, caveat, or question.
Lee et al. (2014) studied this question.
Synapse has enriched one closely related paper. Consider it for comparative context: