Answers are grounded in this paper and cite their sources.
This study conducts a comparative analysis of the Threshold Voltage (Vth) degradation in Silicon Carbide (SiC) MOSFETs subjected to various dynamic tests in accordance with industry guidelines. To ensure a fair comparison, a custom experimental setup is employed. The observed degradation outcomes show variability depending on whether high voltage levels were applied, driving conditions or switching events occurrence. A comprehensive explanation of the experimental observations is provided by means of Finite Element Method (FEM) simulations and parasitic capacitances analysis. Furthermore, the study introduces a conceptual framework and methodology facilitating the emulation of high-voltage aging effects through simplified degradation test procedures.
No takes yet. Share an insight, caveat, or question.
Gómez et al. (2025) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: