Answers are grounded in this paper and cite their sources.
Projection indicates that by the turn of the century microcomputer chips will have 100 million transistors and failure rates of less than 10 FIT. Traditional accelerated product life tests and wafer level reliability measurement techniques being developed at present will have severe limitations in resolving the 10 FIT failure rate of complex VLSI circuits. This paper discusses these limitations along with the change in direction that the reliability engineering and manufacturing community will have to take over the next decade to meet the challenge of continuously decreasing failure rate goals.
No takes yet. Share an insight, caveat, or question.
Dwight L. Crook (1991) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: