A sixth-order dc-to-1 GHz tunable continuous-time lowpass/bandpass ΔΣ ADC in 65-nm CMOS targeting RF and IF digitizing applications is presented. The ADC achieves 150-MHz bandwidth at 450-MHz center frequency with 74-dB dynamic range at 4-GHz sampling frequency while consuming 550 mW. This performance is enabled by a reconfigurable LC and active-RC modulator structure, fifth-order and seventh-order feedforward operational amplifiers, a self-cut-off comparator, and a dual-supply DAC.
No takes yet. Share an insight, caveat, or question.
Shibata et al. (2012) studied this question.
Synapse has enriched one closely related paper. Consider it for comparative context: