Synapse
⌘+K
Synapse
PulseExploreClubsResearchersJournals
Instagram
HomeClubsExplore
July 19, 2013IEEE Journal of Solid-State Circuits

Continuous-Time Modulators With Improved Linearity and Reduced Clock Jitter Sensitivity Using the Switched-Capacitor Return-to-Zero DAC

View Full Paper
Ask AI
Bookmark
Share

Authors

TNTimir NandiKBKarthikeya BoominathanSPShanthi PavanAnalog Devices (United States)

Discussion

Loading...

Member takes

Implication

Key Points

Key points are not available for this paper at this time.

Cite This Study

Nandi et al. (2013) studied this question.

synapsesocial.com/papers/6ab5e272697b01951e448c4dhttps://doi.org/10.1109/jssc.2013.2259012
View Full Paper
Ask AI
Bookmark
Share

Also Consider

Synapse has enriched 4 closely related papers on similar clinical questions. Consider them for comparative context:

  1. 1A Continuous-Time>tex<$Sigma Delta $>/tex2004 · 229 citations
  2. 2Design Techniques for Wideband Single-Bit Continuous-Time $\Delta\Sigma$ Modulators With FIR Feedback DACs2012 · 102 citations
  3. 3A Third-Order DT $\Delta\Sigma$ Modulator Using Noise-Shaped Bi-Directional Single-Slope Quantizer2011 · 66 citations
  4. 4Efficient Simulation of Weak Nonlinearities in Continuous-Time Oversampling Converters2010 · 30 citations