Key points are not available for this paper at this time.
We report 1-3 bit/cell FeFET operation through optimized HSO and HZO ferroelectric laminate layers using alumina interlayers. Memory window up to 3.5V, switching speed of 300ns, 10 years retention, and 10 4 endurance are reported. The gate stack lamination merits are discussed with insight potential of FeFET as an MLC memory.
Ali et al. (Sun,) studied this question.
Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context: