Key points are not available for this paper at this time.
This paper presents a hardware-accelerated Advanced Encryption Standard (AES) implementation featuring an 11-stage pipelined architecture and an optimized subkey generation scheme for enhanced performance. This design is implemented in Verilog and verified through waveform analysis. Operating at a maximum clock frequency of 100 MHz, our implementation achieves significant efficiency. The final design occupies an area of 1.44 mm2 and consists of 32,424 standard cells, with a power consumption of 32 mW at the typical corner. Furthermore, the entire design flow, from synthesis to layout (GDSII), is achieved using OpenLane, an open-source Electronic Design Automation (EDA) tool. This democratization of hardware design empowers a wider range of participants, particularly students and researchers, to efficiently implement their designs and gain hands-on experience without the constraints of expensive commercial tools. This fosters innovation and accelerates progress by allowing a broader community to contribute to technological advancements. Index Terms—OpenLane, Open-source , EDA, Pipelined AES, RTL to GDSII
Building similarity graph...
Analyzing shared references across papers
Loading...
Rakshan Kulkarni (Tue,) studied this question.
synapsesocial.com/papers/68e65543b6db6435875e3d9a — DOI: https://doi.org/10.55041/ijsrem35738
Rakshan Kulkarni
INTERANTIONAL JOURNAL OF SCIENTIFIC RESEARCH IN ENGINEERING AND MANAGEMENT
Building similarity graph...
Analyzing shared references across papers
Loading...