Dynamic Clock Switching Scheme for Enhanced Power Efficiency in System-on-Chip Architectures | Synapse