FPGA Implementation of the General Triplet Track Fit | Synapse