The Dual-Clock Architecture as Fundamental Velocity Partition: Deriving Logic Speed (cL) and Light Speed (c) from Registry Write vs Bilateral Parity Verification | Synapse