Key points are not available for this paper at this time.
Thin Film Transistor technology permits the generation. af extremely large area active networks, which currently find their principal application in the Large Scale Integration of solid state, flat panel displays. This paper reviews some of the problems encountered in carrying a design for a large area active matrix through the stages of layout, pattern-generation and stencil mask preparation, the latter being used in the final fabrication of the thin film circuits. An alternative approach, used in thl laboratory, which has great versatility, and which has yielded the largest circuits so far generated (36 in), will also be touched upon.
T.P. Brody (Mon,) studied this question.