Synapse
⌘+K
Synapse
PulseExploreClubsResearchersJournals
Instagram
HomeClubsExplore
September 17, 2025Advanced Electronic MaterialsOpen Access

A General and Efficient Framework for the Rapid Design of Miniaturized, Wideband, and High‐Bit RIS

View Full Paper
Ask AI
Bookmark
Share

Authors

JZJ. ZhangZWZheng Xing WangWCWanwan Cao

Discussion

Loading...

Member takes

Overview

Proposed framework achieves 4-bit modulation and 23% bandwidth in reconfigurable intelligent surfaces, suggesting improved design efficiency.

Key Points

  • The framework reduces design time to just 1.2 hours while maintaining high-performance criteria for RIS units.
  • Validation showed effective beam scanning performance from -50° to 50° with a newly designed RIS prototype.
  • Utilizing a genetic algorithm, the framework rapidly optimizes the design of high-performance RISs with various load types.
  • The miniaturized RIS unit designed is 20x10 in size and achieves a relative bandwidth of 23%, enhancing communication capabilities.

Cite This Study

Zhang et al. (2025) studied this question.

synapsesocial.com/papers/68d45e6231b076d99fa5edcdhttps://doi.org/10.1002/aelm.202500446
View Full Paper
Ask AI
Bookmark
Share