FPGA-Based Digital Taylor–Fourier Transform

This research centers on the application of the discrete-time Taylor-Fourier transform algorithmic implementation for phasor estimation on a field-programmable gate array board. The system employs a finite impulse response structure of a digital Taylor-Fourier filter to extract amplitude and phase information. The hardware description utilizes a multiply-accumulator architecture with only forty embedded 9-bit multiplier elements, achieving an 18-bit input-output resolution. Performance assessment involves signal analysis through FPGA-in-the-loop simulation in Matlab/Simulink. Findings demonstrate that the discrete-time Taylor-Fourier transform-based phasor estimator can be effectively characterized using VHDL code and implemented on an IntelD2-115 board.