Synapse
⌘+K
Synapse
PulseExploreClubsResearchersJournals
Instagram
HomeClubsExplore
March 8, 2024Open Access

A 2.72 µ s row conversion time 11-bit column parallel single slope ADC with differential-clocks-assisted TDC interpolation for CMOS image sensor

View Full Paper
Ask AI
Bookmark
Share

Authors

HDHao DuanKNKaiming NieJXJiangtao Xu

Discussion

Loading...

Member takes

Overview

Key Points

Key points are not available for this paper at this time.

Cite This Study

Duan et al. (2024) studied this question.

synapsesocial.com/papers/68e7509bb6db6435876c8afehttps://doi.org/10.22541/au.170993295.52751099/v1
View Full Paper
Ask AI
Bookmark
Share

Also Consider

Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context:

  1. 1A High-Speed CMOS Image Sensor With Column-Parallel Two-Step Single-Slope ADCs2009 · 126 citations
  2. 2Ultra-Low Power CMOS Image Sensor With Two-Step Logical Shift Algorithm-Based Correlated Double Sampling Scheme2020 · 33 citations
  3. 3Hybrid‐mode single‐slope ADC with improved linearity and reduced conversion time for CMOS image sensors2019 · 11 citations
  4. 411-bit Column-Parallel Single-Slope ADC With First-Step Half-Reference Ramping Scheme for High-Speed CMOS Image Sensors2021 · 98 citations
  5. 5Time‐to‐digital converters—A comprehensive review2021 · 36 citations