Synapse
⌘+K
Synapse
PulseExploreClubsResearchersJournals
Instagram
HomeClubsExplore
April 22, 2026ACM Transactions on Modeling and Computer SimulationOpen Access

RAVEN: A Virtual Platform for RISC-V Microarchitectural Security

View Full Paper
Ask AI
Bookmark
Share

Authors

MKMahreen KhanMMMaria MushtaqRPRenaud Pacalet

Discussion

Loading...

Member takes

Overview

This platform evaluates microarchitectural security in RISC-V processors, indicating a step toward secure designs.

Key Points

  • The aim is to create a standardized framework for evaluating the microarchitectural security of RISC-V processors.
  • Developed RAVEN, a virtual simulation platform using the gem5 simulator.
  • Implemented detailed modeling of cache hierarchies and custom performance counters.
  • Analyzed five microarchitectural attacks and integrated a machine learning detection pipeline.
  • Achieved high detection accuracy for distinguishing side-channel activity from benign execution.
  • Validated effectiveness against five representative microarchitectural attacks.
  • Provided a scalable foundation for future security research on RISC-V hardware.

Cite This Study

Khan et al. (2026) studied this question.

synapsesocial.com/papers/69e865b56e0dea528ddea229https://doi.org/10.1145/3811543
View Full Paper
Ask AI
Bookmark
Share

Also Consider

Synapse has enriched 4 closely related papers on similar clinical questions. Consider them for comparative context:

  1. 1Evict+Spec+Time: Exploiting Out-of-Order Execution to Improve Cache-Timing Attacks2024 · 3 citations
  2. 2Greedy function approximation: A gradient boosting machine.2001 · 30,680 citations
  3. 3Meet the Sherlock Holmes’ of Side Channel Leakage: A Survey of Cache SCA Detection Techniques2020 · 26 citations
  4. 4Gem5-X2021 · 27 citations