An overview of wafer-level three-dimensional (3D) integration technology is provided. The basic reasoning for pursuing 3D integration is presented, followed by a description of the possible process variations and integration schemes, as well as the process technology elements needed to implement 3D integrated circuits. Detailed descriptions of two wafer-level integration schemes implemented at IBM are given, and the challenges of bringing 3D integration into a production environment are discussed.
No takes yet. Share an insight, caveat, or question.
Koester et al. (2008) studied this question.
Synapse has enriched 3 closely related papers on similar clinical questions. Consider them for comparative context: