Synapse
⌘+K
Synapse
PulseExploreClubsResearchersJournals
Instagram
HomeClubsExplore
February 20, 2022

A 5-nm 254-TOPS/W 221-TOPS/mm2 Fully-Digital Computing-in-Memory Macro Supporting Wide-Range Dynamic-Voltage-Frequency Scaling and Simultaneous MAC and Write Operations

View Full Paper
Ask AI
Bookmark
Share

Authors

HFHidehiro FujiwaraTaiwan Semiconductor Manufacturing Company (Taiwan)HMH. MoriShiga University of Medical ScienceWZWei-Chang ZhaoTaiwan Semiconductor Manufacturing Company (Taiwan)

Discussion

Loading...

Member takes

Implication

Key Points

Key points are not available for this paper at this time.

Cite This Study

Fujiwara et al. (2022) studied this question.

synapsesocial.com/papers/6a10f3998102eb4b66eec2dehttps://doi.org/10.1109/isscc42614.2022.9731754
View Full Paper
Ask AI
Bookmark
Share

Also Consider

Synapse has enriched 4 closely related papers on similar clinical questions. Consider them for comparative context:

  1. 1PIMCA: A 3.4-Mb Programmable In-Memory Computing Accelerator in 28nm for On-Chip DNN Inference2021 · 40 citations
  2. 215.5 A 28nm 64Kb 6T SRAM Computing-in-Memory Macro with 8b MAC Operation for AI Edge Chips2020 · 228 citations
  3. 315.3 A 351TOPS/W and 372.4GOPS Compute-in-Memory SRAM Macro in 7nm FinFET CMOS for Machine-Learning Applications2020 · 335 citations
  4. 4A 65nm 4Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3ns and 55.8TOPS/W fully parallel product-sum operation for binary DNN edge processors2018 · 252 citations