A 567 mm 2 processor on 45 nm CMOS integrates 48 IA-32 cores and 4 DDR3 channels in a 6×4 2D-mesh network. Cores communicate through message passing using 384 KB of on-die shared memory. Fine-grain power management takes advantage of 8 voltage and 28 frequency islands to allow independent DVFS of cores and mesh. As performance scales, the processor dissipates between 25 W and 125 W.
No takes yet. Share an insight, caveat, or question.
Howard et al. (2010) studied this question.
Synapse has enriched one closely related paper. Consider it for comparative context: