Answers are grounded in this paper and cite their sources.
A new chip ID generation method is presented that leverages the random and permanent characteristics of oxide breakdown. A 128b ID array is implemented in 65nm CMOS and two algorithms for stressing the oxides are presented, showing a near-ideal Hamming distance of 63.92 in silicon measurements and consistent IDs across voltage and temperature.
No takes yet. Share an insight, caveat, or question.
Liu et al. (2010) studied this question.
Synapse has enriched one closely related paper. Consider it for comparative context: