This paper presents an efficient test procedure for the detection of simultaneously present functional faults in semi-conductor random access memories (RAM's). The proposed procedure detects modeled types of functional faults using 36N + 24N log <inf xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</inf> N operations, which is an improvement over existing techniques. The testing process is twofold: first, it detects simple functional faults by a linear address marching. Second, it detects more complex types of functional faults by a nonlinear address sequencing approach. Simulation results to support the testing procedure are also presented.
No takes yet. Share an insight, caveat, or question.
Papachristou et al. (1985) studied this question.
Synapse has enriched 5 related papers. Consider them for comparative context: