The full switching-speed potential of high performance transistors is difficult to realize in a current switch configuration because of the instability which exists when many circuits are interconnected in a system. With a phase compensating network in the emitter current source, however, it has been possible to design a stable circuit using 1 Gc/sec transistors. Design techniques and engineering aspects of the circuit which result in a 5-nsec in-the-environment propagation delay are described. Particular attention is given to the dc design, stability analysis, switching performance, evaluation and specification of the circuit.
No takes yet. Share an insight, caveat, or question.
Sechler et al. (1967) studied this question.
Synapse has enriched one closely related paper. Consider it for comparative context: