Synapse
⌘+K
Synapse
PulseExploreClubsResearchersJournals
Instagram
HomeClubsExplore
January 3, 2007Nanotechnology

Nano/CMOS architectures using a field-programmable nanowire interconnect

View Full Paper
Ask AI
Bookmark
Share

Authors

GSGregory S. SniderHewlett-Packard (United States)RWR. Stanley WilliamsUniversity of California, Riverside

Discussion

Loading...

Member takes

Implication

Key Points

Key points are not available for this paper at this time.

Cite This Study

Snider et al. (2007) studied this question.

synapsesocial.com/papers/6a1bcecd1567d2fc4d5f0bd7https://doi.org/10.1088/0957-4484/18/3/035204
View Full Paper
Ask AI
Bookmark
Share

Also Consider

Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context:

  1. 1CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices2005 · 506 citations
  2. 2Circuit Fabrication at 17 nm Half-Pitch by Nanoimprint Lithography2006 · 170 citations
  3. 3CMOS-like logic in defective, nanoscale crossbars2004 · 192 citations
  4. 4A stochastic wire-length distribution for gigascale integration (GSI). II. Applications to clock frequency, power dissipation, and chip size estimation1998 · 240 citations
  5. 5Resistor-logic demultiplexers for nanoelectronics based on constant-weight codes2006 · 40 citations