Answers are grounded in this paper and cite their sources.
This paper considers the design of a data memory hierarchy, with a level 1 (L1) data cache at the top, to support the data bandwidth demands of a future-generation superscalar processor capable of issuing about ten instructions per clock cycle. It introduces the notion of cache
No takes yet. Share an insight, caveat, or question.
Sohi et al. (1991) studied this question.