PulseExploreJournal ClubDebatesTrendingResearchersJournals
Instagram
HomeExploreJournal ClubTrending
Synapse
⌘+K
Synapse
September 1, 1975IEEE Transactions on Computers218 citations

Analysis of Memory Interference in Multiprocessors

View Full Paper
DBDileep BhandarkarMicrosoft (United States)

Key Points

Key points are not available for this paper at this time.

Abstract

This paper presents Markov chain models for analyzing the extent of memory interference in multiprocessor systems with a crosspoint switch for processor-memory communication. Processor behavior is simplified to an ordered sequence of a memory request followed by a certain amount of processing time. The results predicted by the model are compared with some simulation results and some actual measurements on C.mmp, a multiprocessor system being built at Carnegie-Mellon University.

Ask AI
Helpful
Bookmark
Share
View Full Paper

Cite This Study

Dileep Bhandarkar (1975) studied this question.

synapsesocial.com/papers/6a1d1cb0feb402ac612f2ec5https://doi.org/10.1109/t-c.1975.224335
Ask AI
Helpful
Bookmark
Share
View Full Paper