Answers are grounded in this paper and cite their sources.
This analysis reveals design trade-offs in bandwidth, resolution, and power in CMOS Delta-Sigma ADCs, suggesting limitations.
The trade-off relationship between bandwidth, resolution, and power in /spl Delta//spl Sigma/ ADCs realized in CMOS technologies is studied. The design of /spl Delta//spl Sigma/ converters is discussed in order to achieve an optimum trade-off between bandwidth, resolution, and power, or alternatively the maximum bandwidth, resolution product. A best case estimation of this trade-off is derived and compared with the known limits imposed by noise and matching. It is shown that the fundamental limit imposed by noise, when circuit considerations are taken into account, becomes comparable to the matching limit in current technologies. Therefore, even if the matching characteristics of technologies improve, the bandwidth, resolution, and power trade-off of conventional /spl Delta//spl Sigma/ converters will not improve significantly.
No takes yet. Share an insight, caveat, or question.
Marques et al. (2002) studied this question.
Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context: