Test set compaction algorithms for combinational circuits | Synapse