Answers are grounded in this paper and cite their sources.
The design of an asymmetric serial link poses a number of tradeoffs for the designer. This paper describes measurements from a 0.25 /spl mu/m CMOS test chip which show that a properly designed asymmetric link can achieve 2 Gb/s using single-ended signalling with a bit-error rate <10/sup -14/.
No takes yet. Share an insight, caveat, or question.
Chang et al. (2002) studied this question.