Answers are grounded in this paper and cite their sources.
A unique circuit hardening technique is described, which can totally eliminate both alpha and neutron induced soft errors from deep submicron microcircuits. This hardening technique, termed temporal sampling, addresses both traditional static latch SEUs (single event upsets) as well as SET (single event transient) induced errors. This approach mitigates the SER (soft error rate) of modern microcircuits with minimal impact on design flow, physical layout area, and circuit performance.
No takes yet. Share an insight, caveat, or question.
Mavis et al. (2003) studied this question.
Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context: