This paper presents the design and breadboard implementation of an experimental multiprocessor (mP) whose objectives were 1) to provide modularity of performance over the range of 0.2 million instructions/s (mips) to about 3 mips and 2) to optimize cost-performance over this selected range by exploiting the high technology of microprocessors and RAM's.
No takes yet. Share an insight, caveat, or question.
Arulpragasam et al. (1980) studied this question.
Synapse has enriched 5 related papers. Consider them for comparative context: