Answers are grounded in this paper and cite their sources.
We present a unified density-based topology-optimization framework that yields integrated photonic designs optimized for manufacturing constraints including all those of commercial semiconductor foundries. We introduce a new method to impose minimum-area and minimum-enclosed-area constraints, and simultaneously adapt previous techniques for minimum linewidth, linespacing, and curvature, all of which are implemented without any additional re-parameterizations. Furthermore, we show how differentiable morphological transforms can be used to produce devices that are robust to over/under-etching while also satisfying manufacturing constraints. We demonstrate our methodology by designing three broadband silicon-photonics devices for nine different foundry-constraint combinations.
No takes yet. Share an insight, caveat, or question.
Hammond et al. (2021) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: