Distinctive features and problems of CMOS technology for decrease in the node size to 0.18 μm or less

The main problems and distinctive features in developing CMOS VLSI technology are considered for a decrease in the node size to 0.18 μm or less. This becomes possible on the basis of a complex solution of a number of research and technical problems including special equipment and technological processes and advanced design engineering solutions for semiconductor structural formation.