A high-speed low-power CMOS fully static, 4096 word by 1 bit random-access memory (RAM) has been developed, which contains a bipolar-CMOS (BCMOS) circuit on the same chip. The device is realized using low-power-oriented circuit design and high-performance CMOS technology utilizing 3-µm gate length. The fabricated 4K static RAM has an address access time of 43 ns and a power dissipation of 80 mW.
No takes yet. Share an insight, caveat, or question.
Minato et al. (1979) studied this question.
Synapse has enriched 2 closely related papers on similar clinical questions. Consider them for comparative context: